

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Appellants: SOUK, Jun-Hyung; LEE, Jeong-Young; YOON, Jong-Soo; CHOI, Kwon-Young; and BAEK, Bum-Ki

Assignee: Samsung Electronics Co., Ltd.

Title: THIN FILM TRANSISTOR ARRAY PANEL AND
MANUFACTURING METHOD THEREOF

Application No.: 10/759,389 Filing Date: 01/16/04

Examiner: Ton, Minh Toan T. Group Art Unit: 2871

Docket No.: AB-1351 US Confirmation No.: 6707

San Jose, California
September 20, 2006

Mail Stop Appeal Brief - Patents
Commissioner for Patents
P.O. Box 1450
Alexandria, Virginia 22313-1450

AMENDED APPEAL BRIEF UNDER 37 CFR § 41.37

Dear Sir:

Appellant submits this Amended Appeal Brief in response to the Notification of Non-Compliant Appeal Brief mailed on August 25, 2006.

LAW OFFICES OF
ACPIERSON KWOK CHEN &
HEID LLP

1762 Technology Drive
Suite 220
SAN JOSE, CA 95110
TEL (408) 392-9296
FAX (408) 392-9262

TABLE OF CONTENTS

In The United States Patent And Trademark Office.....	1
TABLE OF CONTENTS.....	2
I. REAL PARTY IN INTEREST.....	3
II. RELATED APPEALS AND INTERFERENCES.....	4
III. STATUS OF CLAIMS.....	5
IV. STATUS OF AMENDMENTS.....	6
V. SUMMARY OF CLAIMED SUBJECT MATTER.....	7
VI. GROUNDS OF REJECTION TO BE REVIEWED ON APPEAL	10
VII. ARGUMENT.....	11
CONCLUSION.....	15
CLAIMS APPENDIX.....	16
EVIDENCE APPENDIX.....	20
RELATED PROCEEDINGS APPENDIX.....	21

LAW OFFICES OF
ACFERNSON KWOK CHEN &
HEED LLP

1761 Technology Drive
Suite 220
SAN JOSE, CA 95110
TEL (408) 392-0210
FAX (408) 392-9262

I. REAL PARTY IN INTEREST

The real party in interest is Assignee SAMSUNG ELECTRONICS CO., LTD.

LAW OFFICES OF
ACPIERSON KWOK CHEN &
BEED LLP

1792 Technology Drive
Suite 210
SAN JOSE, CA 95110
TEL (408) 392-9210
FAX (408) 392-9202

II. RELATED APPEALS AND INTERFERENCES

There are no appeals or interferences known to Appellant, Appellant's legal representative, or the Assignee which will directly affect or be directly affected by or have a bearing on the decision by the Board of Patent Appeals in the pending appeal.

III. STATUS OF CLAIMS

Claims 1-29 are pending in the application. Claims 6-14 are withdrawn from consideration. Claims 1-5 and 15-29 are rejected and appealed.

LAW OFFICES OF
AC/PHERSON KWOK CHEN &
HEID LLP

1762 Technology Drive
Suite 210
SAN JOSE, CA 95110
TEL (408) 392-9250
FAX (408) 392-9262

IV. STATUS OF AMENDMENTS

On February 28, 2006, Appellant filed a Response to Final Office Action in which claims 1-14 and 20-24 were canceled, leaving claims 15-19 and 25-29 under consideration.

On March 16, 2006, the Examiner issued an Advisory Action which was silent as to the status of the proposed amendments filed in the Response to Final Office Action.

On June 7, 2006, a Notice of Panel Decision from Pre-Appeal Brief Review was issued. This Notice indicated that the panel has determined the status of the claims as follows: claims 1-5 and 15-29 rejected, and claims 6-14 withdrawn from consideration.

On August 2, 2006, Appellant filed an Amendment in which Appellant again requested cancellation of claims 1-14 and 20-24. No notice has been received regarding the status of this Amendment.

Appellant submits that because the amendment in the Response to Final Office Action filed on February 28, 2006, was limited to solely the cancellation of claims, this amendment should have been entered.

Alternatively, the Amendment filed on August 2, 2006 should be entered pursuant to MPEP § 1206 and 37 C.F.R. § 41.33, because it, too, is limited solely to the cancellation of claims.

V. SUMMARY OF CLAIMED SUBJECT MATTER

Independent claim 1 recites a thin film transistor array panel (panel 100 in FIG. 1, described in part on page 6, lines 7-10). The panel includes: a gate line (gate line 121 in FIGS. 2-3, described in part on page 6, line 22 to page 7, line 13) formed on an insulating substrate (insulating substrate 110 of FIG. 3, described in part on page 6, lines 22-23); a gate insulating layer (gate insulating layer 140 in FIG. 3, described in part on page 7, lines 14-15) on the gate line; a semiconductor layer (semiconductor stripes 151, described in part on page 7, lines 16-21) on the gate insulating layer; a data line (data lines 171 of FIGS. 2-3, described in part on page 7, line 30 to page 8, line 21) formed on the gate insulating layer and including a source electrode (source electrodes 173 of FIGS. 2-3, described in part on page 8, lines 2-8); a drain electrode (drain electrodes 175 of FIGS. 2-3, described in part on page 7, line 30 to page 8, line 21) formed at least in part on the semiconductor layer; a passivation layer (passivation layer 180 of FIG. 3, described in part on page 8, lines 31 to page 9, line 16) formed on the data line and the drain electrode and having a first contact hole (contact hole 185 of FIGS. 2-3, described in part on page 9, lines 5-16) exposing the drain electrode at least in part and a portion of the gate insulating layer; and a pixel electrode (pixel electrodes 191 of FIGS. 2-3, described in part on page 9, line 17 to page 10 line 8) formed on the passivation layer and contacting the drain electrode and the exposed portion of the gate insulating layer through the first contact hole, wherein the gate insulating layer separates the pixel electrode from the insulating substrate.

Independent claim 15 recites a thin film transistor array panel (panel 100 in FIG. 1, described in part on page 6, lines 7-10). The panel includes: a gate line (gate line 121 in FIGS. 2-3, described in part on page 6, line 22 to page 7, line 13) formed on an insulating substrate (insulating substrate 110 of FIG. 3, described in part on page 6, lines 22-23); a gate insulating layer (gate insulating layer 140 in FIG. 3, described in part on page 7, lines 14-15) on the gate line; a semiconductor layer (semiconductor stripes 151, described in part on page 7, lines 16-21) on the gate insulating layer; a data line (data lines 171 of FIGS. 2-3, described in part on page 7, line 30 to page 8, line 21) formed on the gate insulating layer and including

a source electrode (source electrodes 173 of FIGS. 2-3, described in part on page 8, lines 2-8); a drain electrode (drain electrodes 175 of FIGS. 2-3, described in part on page 7, line 30 to page 8, line 21) formed at least in part on the semiconductor layer; a passivation layer (passivation layer 180 of FIG. 3, described in part on page 8, lines 31 to page 9, line 16) formed on the data line and the drain electrode and having a first contact hole (contact hole 185 of FIGS. 2-3, described in part on page 9, lines 5-16) exposing the drain electrode at least in part and a portion of an upper surface of the gate insulating layer; and a pixel electrode (pixel electrodes 191 of FIGS. 2-3, described in part on page 9, line 17 to page 10 line 8) formed on the passivation layer and contacting the drain electrode and the exposed portion of the gate insulating layer through the first contact hole.

Independent claim 20 recites a thin film transistor array panel (panel 100 in FIG. 1, described in part on page 6, lines 7-10). The panel includes: a gate line (gate line 121 in FIGS. 2-3, described in part on page 6, line 22 to page 7, line 13) formed on an insulating substrate (insulating substrate 110 of FIG. 3, described in part on page 6, lines 22-23); a gate insulating layer (gate insulating layer 140 in FIG. 3, described in part on page 7, lines 14-15) on the gate line; a semiconductor layer (semiconductor stripes 151, described in part on page 7, lines 16-21) on the gate insulating layer; a data line (data lines 171 of FIGS. 2-3, described in part on page 7, line 30 to page 8, line 21) formed on the gate insulating layer and including a source electrode (source electrodes 173 of FIGS. 2-3, described in part on page 8, lines 2-8); a drain electrode (drain electrodes 175 of FIGS. 2-3, described in part on page 7, line 30 to page 8, line 21) formed at least in part on the semiconductor layer; a passivation layer (passivation layer 180 of FIG. 3, described in part on page 8, lines 31 to page 9, line 16) formed on the data line and the drain electrode and having a first contact hole (contact hole 185 of FIGS. 2-3, described in part on page 9, lines 5-16), wherein a bottom of the contact hole is formed by a portion of an upper surface of the drain electrode and a portion of an upper surface of the passivation layer; and a pixel electrode (pixel electrodes 191 of FIGS. 2-3, described in part on page 9, line 17 to page 10 line 8) formed on the passivation layer and contacting the drain electrode and the exposed portion of the gate insulating layer through the first contact hole.

Independent claim 25 recites a thin film transistor array panel (panel 100 in FIG. 1, described in part on page 6, lines 7-10). The panel includes: a gate line (gate line 121 in FIGS. 2-3, described in part on page 6, line 22 to page 7, line 13) formed on an insulating substrate (insulating substrate 110 of FIG. 3, described in part on page 6, lines 22-23); a gate insulating layer (gate insulating layer 140 in FIG. 3, described in part on page 7, lines 14-15) on the gate line; a semiconductor layer (semiconductor stripes 151, described in part on page 7, lines 16-21) on the gate insulating layer; a data line (data lines 171 of FIGS. 2-3, described in part on page 7, line 30 to page 8, line 21) formed on the gate insulating layer and including a source electrode (source electrodes 173 of FIGS. 2-3, described in part on page 8, lines 2-8); a drain electrode (drain electrodes 175 of FIGS. 2-3, described in part on page 7, line 30 to page 8, line 21) formed at least in part on the semiconductor layer; a passivation layer (passivation layer 180 of FIG. 3, described in part on page 8, lines 31 to page 9, line 16) formed on the data line and the drain electrode and having a first contact hole (contact hole 185 of FIGS. 2-3, described in part on page 9, lines 5-16) exposing the drain electrode at least in part and a portion of the gate insulating layer; and a pixel electrode (pixel electrodes 191 of FIGS. 2-3, described in part on page 9, line 17 to page 10 line 8) formed on the passivation layer and contacting the drain electrode and the exposed portion of the gate insulating layer through the first contact hole, wherein the pixel electrode contacts an upper surface of the gate insulating layer.

VI. GROUNDS OF REJECTION TO BE REVIEWED ON APPEAL

Whether claims 1-14 and 20-24 have been canceled.

Whether claim 1 is unpatentable under 35 USC § 102(b) as being anticipated by U.S. Patent No. 6,414,730 ("Akamatsu").

Whether claims 2-5 and 15-29 are unpatentable under 35 U.S.C. § 103(a) over U.S. Patent No. 6,414,730 ("Akamatsu").

Whether claims 1-5 are unpatentable based on nonstatutory double patenting.

LAW OFFICES OF
AC/PRIERSON KWOK CHEN &
HEID LLP

1760 Technology Drive
Suite 250
SAN JOSE, CA 95110
TEL (408) 392-9250
FAX (408) 392-9262

VII. ARGUMENT

In the Notification of Non-Compliant Amendment mailed on August 25, 2006, the Office indicated that the Appeal Brief filed on August 3, 2006, is defective because the Claims Appendix “should only include the claims involved in the appeal”.

Appellant presumes that the Office is suggesting that claims 6-14, which had been previously withdrawn from consideration, should not be included in the Claims Appendix. Appellant notes that claims 6-14 are involved in the appeal to the extent that the first issue raised in this appeal relates to whether claims 1-14 and 20-24 have been cancelled. Nevertheless, the Claims Appendix in this Amended Appeal Brief does not include claims 6-14.

Whether claims 1-14 and 20-24 have been canceled.

As described above, Appellant has attempted to cancel claims 1-14 and 20-24 in a Response to Final Office Action filed on February 28, 2006, and in an Amendment filed on August 2, 2006. No notice has been received regarding the status of these attempted amendments.

Appellant submits that because the amendment in the February 28, 2006, Response to Final Office Action was limited to solely the cancellation of claims, this amendment should have been entered. Alternatively, the Amendment filed on August 2, 2006 should be entered pursuant to MPEP § 1206 and 37 C.F.R. § 41.33, because it, too, is limited solely to the cancellation of claims.

Whether claim 1 is unpatentable under 35 USC § 102(b) as being anticipated by U.S. Patent No. 6,414,730 ("Akamatsu").

In the Final Office Action dated December 29, 2005, the Examiner rejected claim 1 as being anticipated by Akamatsu et al. (U.S. Pat. No. 6,414,730). As described above, claim 1 should be canceled, thereby making moot the Examiner's rejection under § 102.

Whether claims 2-5 and 15-29 are unpatentable under 35 U.S.C. § 103(a) over U.S. Patent No. 6,414,730 ("Akamatsu").

The Examiner has rejected claims 2-5 and 15-29 as being unpatentable over the Akamatsu reference as applied to claim 1. As described above, claims 2-5 and 20-24 should be canceled, thereby making moot the rejection of claims 2-5 and 20-24 under § 103. Accordingly, claims 15-19 and 25-29 should remain under consideration. In the Advisory Action, the Examiner states, in part:

The request for reconsideration has been considered but does NOT place the application in condition for allowance because: . . . the arguments are found not persuasive. Akamatsu discloses the device comprising the pixel electrode contacting an upper surface of the gate insulating layer (see at least Figure 2A) and a first contact hole exposing a portion of an upper surface of the gate insulating layer (also see at least Figure 2A). Thus, the final rejection stands.

Applicants respectfully traverse the Examiner's rejection. Claim 15 recites, in part:

a passivation layer formed on the data line and the drain electrode and having a first contact hole exposing the drain electrode at least in part and a portion of an upper surface of the gate insulating layer; and

a pixel electrode formed on the passivation layer and contacting the drain electrode and the exposed portion of the gate insulating layer through the first contact hole.

(Emphasis added.)

Applicants submit that the Examiner has failed to provide any support for modifying the Akamatsu reference to provide a structure having "a first contact hole exposing the drain electrode at least in part and a portion of an upper surface of the gate insulating layer" and a

pixel electrode contacting “the exposed portion of the gate insulating layer through the first contact hole”, as recited in claim 15. Therefore, the Examiner has failed to establish a *prima facie* case of obviousness.

Contrary to the Examiner’s assertion, Figure 2A of the Akamatsu reference fails to teach or suggest the claimed structure. As can be seen in Figure 2A, the through hole 87 does not expose an upper surface of the gate insulation film 53. Instead, Figure 2A shows that the through hole 87 exposes an upper surface of one end 59b of the drain extraction electrode 59. The pixel electrode 69 is connected to the drain extraction electrode 59 via the through hole 87. The Examiner has failed to provide any indication of how Figure 2A discloses the exposing a portion of the upper surface of the gate insulation layer.

Applicants respectfully request that the Board reverse the rejection under 35 U.S.C. § 103 of claim 15 and claims 16-19, which depend from claim 15, and allow the claims.

Claim 25 recites, in part:

a pixel electrode formed on the passivation layer and contacting the drain electrode and the exposed portion of the gate insulating layer through the first contact hole, wherein the pixel electrode contacts an upper surface of the gate insulating layer. (Emphasis added.)

As described above with respect to claim 15, the Examiner has failed to provide any support for how the Akamatsu reference discloses the claimed structure in which the pixel electrode contacts an upper surface of the gate insulating layer, as recited in claim 25. Therefore, the Examiner has failed to establish a *prima facie* case of obviousness and the Examiner’s rejection is unsupported.

Applicants respectfully request that the Board reverse the rejection under 35 U.S.C. § 103 of claim 25 and claims 26-29, which depend from claim 25, and allow the claims.

Whether claims 1-5 are unpatentable based on nonstatutory double patenting.

Claims 1-5 have been rejected under the judicially-created doctrine of obviousness-type double patenting over claims of U.S. Publication No. 2005/0030440 to Lee et al. As described above, claims 1-5 should be canceled, thereby making moot the rejection of claims 1-5 for nonstatutory double patenting.

LAW OFFICES OF
ACPIERSON KWOK CHEN &
BEED LLP

1763 Technology Drive
Suite 220
SAN JOSE, CA 95110
TEL (408) 392-9210
FAX (408) 392-7862

CONCLUSION

For the foregoing reasons, Appellant respectfully submits that claims 1-14 and 20-24 be canceled and claims 15-19 and 25-29 be allowed.

If the Patent & Trademark Office determines that an extension and/or other relief is required, Applicant(s) petition(s) for any required relief including extensions of time and authorizes the Commissioner to charge the cost of such petitions and/or fees due and credit any overpayment in connection with this document to Deposit Account No. 50-2257 referencing docket no. AB-1351 US.

If the Examiner or the Board have any questions regarding the above, they are respectfully requested to telephone the undersigned Attorney for Applicants at 408-392-9250.

Electronically Filed Via EFS

Respectfully submitted,



Hugh H. Matsubayashi
Attorney for Applicants
Reg. No. 43,779

CLAIMS APPENDIX

Claims 1-29 are pending in the application. Claims 6-14 are withdrawn from consideration. Claims 1-5 and 15-29 are rejected and appealed.

Claim 1 (Previously presented): A thin film transistor array panel comprising:
a gate line formed on an insulating substrate;
a gate insulating layer on the gate line;
a semiconductor layer on the gate insulating layer;
a data line formed on the gate insulating layer and including a source electrode;
a drain electrode formed at least in part on the semiconductor layer;
a passivation layer formed on the data line and the drain electrode and having a first contact hole exposing the drain electrode at least in part and a portion of the gate insulating layer; and
a pixel electrode formed on the passivation layer and contacting the drain electrode and the exposed portion of the gate insulating layer through the first contact hole, wherein the gate insulating layer separates the pixel electrode from the insulating substrate.

Claim 2 (Previously presented): The thin film transistor array panel of claim 1, wherein at least one of the gate line, the data line, and the drain electrode comprises a lower film of Cr, Mo, or Mo alloy and an upper film of Al or Al alloy.

Claim 3 (Previously presented): The thin film transistor array panel of claim 1, wherein the gate insulating layer comprises silicon nitride and the passivation layer comprises silicon nitride.

Claim 4 (Previously presented): The thin film transistor array panel of claim 1, wherein the pixel electrode comprises IZO.

Claim 5 (Previously presented): The thin film transistor array panel of claim 1, wherein the passivation layer has second and third contact holes exposing end portions of the

gate line and the data line, and the thin film transistor array panel further comprises contact assistants contacting the exposed end portions of the gate line and the data line.

Claim 15 (Previously presented): A thin film transistor array panel comprising:
a gate line formed on an insulating substrate;
a gate insulating layer on the gate line;
a semiconductor layer on the gate insulating layer;
a data line formed on the gate insulating layer and including a source electrode;
a drain electrode formed at least in part on the semiconductor layer;
a passivation layer formed on the data line and the drain electrode and having a first contact hole exposing the drain electrode at least in part and a portion of an upper surface of the gate insulating layer; and
a pixel electrode formed on the passivation layer and contacting the drain electrode and the exposed portion of the gate insulating layer through the first contact hole.

Claim 16 (Previously presented): The thin film transistor array panel of claim 15, wherein at least one of the gate line, the data line, and the drain electrode comprises a lower film of Cr, Mo, or Mo alloy and an upper film of Al or Al alloy.

Claim 17 (Previously presented): The thin film transistor array panel of claim 15, wherein the gate insulating layer comprises silicon nitride and the passivation layer comprises silicon nitride.

Claim 18 (Previously presented): The thin film transistor array panel of claim 15, wherein the pixel electrode comprises IZO.

Claim 19 (Previously presented): The thin film transistor array panel of claim 15, wherein the passivation layer has second and third contact holes exposing end portions of the gate line and the data line, and the thin film transistor array panel further comprises contact assistants contacting the exposed end portions of the gate line and the data line.

Claim 20 (Previously presented): A thin film transistor array panel comprising:
a gate line formed on an insulating substrate;
a gate insulating layer on the gate line;
a semiconductor layer on the gate insulating layer;
a data line formed on the gate insulating layer and including a source electrode;
a drain electrode formed at least in part on the semiconductor layer;
a passivation layer formed on the data line and the drain electrode and having a first contact hole, wherein a bottom of the contact hole is formed by a portion of an upper surface of the drain electrode and a portion of an upper surface of the passivation layer; and
a pixel electrode formed on the passivation layer and contacting the drain electrode and the exposed portion of the gate insulating layer through the first contact hole.

Claim 21 (Previously presented): The thin film transistor array panel of claim 20, wherein at least one of the gate line, the data line, and the drain electrode comprises a lower film of Cr, Mo, or Mo alloy and an upper film of Al or Al alloy.

Claim 22 (Previously presented): The thin film transistor array panel of claim 20, wherein the gate insulating layer comprises silicon nitride and the passivation layer comprises silicon nitride.

Claim 23 (Previously presented): The thin film transistor array panel of claim 20, wherein the pixel electrode comprises IZO.

Claim 24 (Previously presented): The thin film transistor array panel of claim 20, wherein the passivation layer has second and third contact holes exposing end portions of the gate line and the data line, and the thin film transistor array panel further comprises contact assistants contacting the exposed end portions of the gate line and the data line.

Claim 25 (Previously presented): A thin film transistor array panel comprising:

a gate line formed on an insulating substrate;
a gate insulating layer on the gate line;
a semiconductor layer on the gate insulating layer;
a data line formed on the gate insulating layer and including a source electrode;
a drain electrode formed at least in part on the semiconductor layer;
a passivation layer formed on the data line and the drain electrode and having a first contact hole exposing the drain electrode at least in part and a portion of the gate insulating layer; and
a pixel electrode formed on the passivation layer and contacting the drain electrode and the exposed portion of the gate insulating layer through the first contact hole, wherein the pixel electrode contacts an upper surface of the gate insulating layer.

Claim 26 (Previously presented): The thin film transistor array panel of claim 25, wherein at least one of the gate line, the data line, and the drain electrode comprises a lower film of Cr, Mo, or Mo alloy and an upper film of Al or Al alloy.

Claim 27 (Previously presented): The thin film transistor array panel of claim 25, wherein the gate insulating layer comprises silicon nitride and the passivation layer comprises silicon nitride.

Claim 28 (Previously presented): The thin film transistor array panel of claim 25, wherein the pixel electrode comprises IZO.

Claim 29 (Previously presented): The thin film transistor array panel of claim 25, wherein the passivation layer has second and third contact holes exposing end portions of the gate line and the data line, and the thin film transistor array panel further comprises contact assistants contacting the exposed end portions of the gate line and the data line.

EVIDENCE APPENDIX

None.

RELATED PROCEEDINGS APPENDIX

None.